Design
Synopsys claimed industry's first SystemC TLM-2.0 SuperSpeed USB 3.0 models
Synopsys announced the availability of SuperSpeed USB 3.0 transaction-level models (TLM) supporting the Open SystemC Initiative (OSCI) TLM-2.0 API specification. The models are TLM representations of the Synopsys DesignWare(r) SuperSpeed USB 3.0 Device and xHCI Host Controller IP. The SuperSpeed USB 3.0 models enable pre-RTL and pre-silicon software development, verification and architecture exploration. They are part of the DesignWare System-Level Library which features more than 100 TLM models, including models of the DesignWare Interface IP portfolio.
WithVirtual platforms enable the concurrent development and debug of hardware and embedded software using an executable model of the hardware long before RTL and first silicon are available. Like all models in the DesignWare System-Level Library, the SuperSpeed USB 3.0 TLM models work in any IEEE1666-compliant SystemC simulator, including Synopsys' Innovator for virtual platforms and VCS for functional verification. Adhering to the TLM-2.0 specification allows for easy integration, with models coming from different sources, regardless of the simulation environment.
A virtual platform software development environment, as provided by Synopsys, is critical to reducing our time to market and overall product cost when delivering our USB 2.0 and SuperSpeed USB 3.0 software stacks, said Terry Moore, CEO of MCCI. The Synopsys USB virtual platforms developed with Innovator and DesignWare System-Level Library have proven themselves invaluable to MCCI and to our customers many times over. Our USB stack is ported and available for the customer's platform much earlier in their product development than without using virtual platforms. This saves us and our customers critical time.
As a leader in USB IP, Synopsys has the expertise to deliver and support a high-quality, comprehensive SuperSpeed USB IP solution, said Frank Schirrmeister, director of product marketing for system-level solutions at Synopsys. Providing SuperSpeed TLM-2.0 models of our DesignWare USB Interface IP enables our customers to concurrently develop hardware and software, for earliest time to market.
The DesignWare System-Level Library is part of Synopsys' Software-to-Silicon Verification Solution that offers the industry's most comprehensive suite of proven embedded software development, system validation, functional verification and circuit simulation software, hardware, intellectual property (IP), methodologies and services for complex system-on-chip (SoC) development. The solution includes the Confirma rapid prototyping products, the VCS(r) high-performance simulator, DesignWare IP, DesignWare System-Level Library and Innovator, enabling hybrid virtual/physical prototyping environment for embedded software development and verification.