Virtual prototyping supports IEEE 1801-2015 UPF 3.0 standard

Combined with Platform Architect MCO's native support for IEEE 1666-2011 SystemC Transaction-Level Modelling (TLM) and Synopsys' Fast Timed (FT) model library, architects gain a unified view of system activity, performance and power to accelerate power-aware architecture design for multicore SoCs months earlier in the development cycle.

Bill Randolph, Director, Ecosystem Enablement, Micron, commented: "As a user of Platform Architect MCO and a global supplier of high performance, low power memory technologies, Micron understands that early system-level analysis is critical to the successful design of energy-efficient SoCs and electronic products. Synopsys' architecture design solution enables our customers to optimise and integrate SoC memory subsystems earlier in the development cycle, which helps speed the adoption of new technologies like our next-generation DDR4/LPDDR4 designs."

A system-level IP power model is an abstraction of the power behaviour of a component that provides a specification of its power states and the associated power consumption data for each state. These abstracted power models enable early analysis of system-level power budgets and can be refined as more specific implementation information becomes available. To understand the impact of power management on system performance, architects and system designers must analyse power together with the simulation of realistic application workloads. Platform Architect MCO and its library of FT power aware architecture models provide this unified view based on fast simulation, quantitative analysis results and the ability to add power models without change. Together, this enables the efficient optimisation of Dynamic Voltage Frequency Scaling (DVFS) power management policies and the partitioning of SoC power domains months before the complete RTL system is available.

"Architecture teams developing multicore SoCs must identify power and performance problems as early as possible to avoid under- and over-design. Synopsys' leading Platform Architect MCO tool provides immediate support for the new IEEE-1801 standards-based system-level IP power models and allows architects and system designers to define systems that yield the greatest energy efficiency," added John Koeter, Vice President, Marketing, IP and prototyping, Synopsys.

Synopsys Platform Architect MCO supports the IEEE 1801-2015 UPF 3.0 system-level power modelling format now.