Parasitic extraction improves customer design efficiency

This latest release builds on StarRC's decade-plus industry leadership and continues the consistent delivery of productivity improvements to help IC designers meet their design, resource and schedule challenges.

Robert Hoogenstryd, Senior Director of Marketing, Design Analysis and Signoff, Synopsy, commented: "As our customers continue to push the design envelope, they are increasingly challenged to manage the rapidly growing design and multi-corner parasitic big data using their available resources. The 2015.12 release of StarRC not only delivers greater performance, but also provides smarter and more efficient utilisation of existing resources, while keeping an eye on the big picture, that is, enabling more productive timing analysis and signoff."

StarRC is the industry's premier parasitic extraction solution, trusted through thousands of tapeouts across broad application domains, including mobile, data processing, communications, IoT and automotive, and over multiple generations of process technologies including the latest 10nm FinFET node. It offers a rich set of capabilities to enable the highest signoff performance, such as widely deployed SMC technology that allows designers to extract multiple corners in a single run and achieve up to three times faster runtime using the same resources and with the same signoff accuracy.

The 2015.12 release of StarRC extends the performance benefits through additional architectural improvements to yield another two times speedup and a significant boost in multi-core processing scalability, enabling the use of more CPU cores more efficiently. Design teams have already leveraged the improved runtime and scalability, combined with SMC technology, to extract hundreds of millions of instances on more than 200 CPU cores. Others have significantly accelerated the runtimes for their full-chip designs, completing eight corners of extraction for 350m design instances in less than 3.5 hours or 100m design instances per hour.

In addition, the 2015.12 StarRC release delivers the productivity benefits to the full signoff cycle with a unique new link to Synopsys' PrimeTime signoff solution. The 2015.12 release of PrimeTime can directly read StarRC's golden multi-corner binary database, eliminating the need for parasitic netlist writing for multiple corners and saving up to four times disk space, as well as enabling up to 20% speedup in signoff TAT. Design teams are already beginning to deploy this new solution and take advantage of disk savings, such as reducing disk size from more than 380GB to under 90GB for a large FinFET design. The reduction in disk space usage, combined with StarRC's proven memory efficiency of 8GB per core, allows designers the flexibility to use more economical hardware in their environment to achieve significant cost savings and efficiency.

StarRC version 2015.12 is available now to licensed customers for download