100 Tapeouts Underscore Rapid and Broad Acceptance of Synopsys' In-Design Physical Verification

In-Design physical verification is a simple concept, yet it represents a marked departure from the usual approach of post-design physical verification and offers huge improvements in design productivity, said Hideki Yamada, Group Manager, Design Methodology Development Group, Toshiba Corporation Semiconductor Company. As manufacturing requirements and time-to-market pressures continue to stress our tapeout schedules, In-Design physical verification has proven to offer a critically needed reduction in total turnaround time. Given the observed benefits, we have standardized on In-Design physical verification with IC Validator for our 65 nanometer and below designs.

As feature geometries shrink, the number and complexity of design rule checks (DRC) required to achieve manufacturing compliance grows exponentially. This has severely strained traditional physical verification flows, which are predominantly post-processing oriented and rely on modifications to the design after GDSII has been generated. These flows can induce multiple discover-then-fix iterations and can lead to suboptimal results. Metal-fill insertion, a mandatory manufacturability step at the advanced nodes, exemplifies this issue. Physical designers stream out the timing-closed, post-fill design for signoff validation and then stream it back in to fix any signoff errors flagged during physical verification. This time-intensive, iterative process is typically repeated on each block until the post-fill design is both signoff qualified and timing clean. The same concerns apply to more generalized design-rule checking. As the number and complexity of rules increase, the current post-processing approach can lead to several late-stage surprises that not only increase the frequency of these expensive iterations but can significantly impact tapeout schedules.

With In-Design physical verification, IC Validator and IC Compiler address the manufacturability issues within the place-and-route environment. The seamless integration enables an optimal metal-fill flow that is timing aware, signoff quality and void of expensive stream-outs and stream-ins. For design-rule checking, the flow utilizes foundry-endorsed signoff-quality checks, flags errors in the layout and drives automatic fixing, potentially saving days compared to the traditional approach of post-design discovery and manual fixes.

In-Design physical verification is another example of Synopsys leading the innovation to bring enhanced productivity to the IC design community, said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group. Crossing the 100-tapeout mark within a relatively short time speaks to the strength of the In-Design concept and its successful implementation in IC Compiler and IC Validator.