TSMC awards Synopsys "Partner of the Year 2013"

The design infrastructure solution from Synopsys includes the Design Compiler, IC Compiler, StarRC, PrimeTime and IC Validator tools.

Suk Lee, TSMC Senior Director of Design Infrastructure Marketing Division, commented: "Synopsys has made significant contributions with foundational technologies, including parasitic extraction, to make FinFET seamless for mutual customers. We are pleased to present the Partner of the Year 2013 award to Synopsys and look forward to enabling our customers to deliver innovative designs that run fast and consume less power."

"We are honored to receive this prestigious award from TSMC. The complexity of FinFET technology demands close collaboration amongst semiconductor ecosystem partners.  The strong engineering collaboration with TSMC on the 16nm FinFET process enables us to collectively advance the state-of-the-art for design engineers," comments Bijan Kiani, vice president of product marketing at Synopsys.

About Synopsys support for the TSMC 16-nm Reference Flow

Synopsys' Galaxy Implementation Platform provides tools and methodology support for TSMC's 16-nm Reference Flow:

• Design Compiler: Advanced optimization technologies including placement, congestion and layer awareness for superior results,
• IC Compiler: Advanced technology supports 16 nm FinFET quantized rules, FinFET grid rules and advanced optimization methodology including PBA vs GBA timing correlation and low voltage analysis to achieve optimal performance, power and area,
• IC Validator: DRC and DPT rule compliance check verifying FinFET parameters including fin boundary rules and expanding dummy cells,
• PrimeTime: Advanced waveform-propagation delay calculation delivers STA signoff accuracy required for FinFET processes,
• StarRC: FinFET device modeling with real profile provides precise middle-end-of-line parasitic extraction for accurate transistor-level analysis.