Quad/Dual 14-Bit, 125Msps ADCs Dissipate One-Third the Power

25th January 2010

ES Admin

0 0

Datasheet

Linear Technology has announced a family of 24 ultralow power 14-bit/12-bit, 125Msps to 25Msps, quad and dual ADCs that dissipate as little as one-third the power of competing ADCs. The flagship ADC is the LTC2175-14, a quad 14-bit, 125Msps ADC that dissipates only 558mW (140mW per channel). The LTC2175 significantly reduces system power without sacrificing AC performance, offering signal to noise ratio (SNR) performance of 73.4dB and spurious free dynamic range (SFDR) of 88dB at baseband.

Operating from 1.8V analog and digital supplies, the LTC2175 includes a sleep mode that reduces power dissipation to just 1mW. Whether operating at full speed or in sleep mode, this ADC significantly lowers the power budget for highspeed multichannel designs such as multiple-input multiple-output (MIMO) WiMAX/LTE and 3G basestations, portable medical imaging and non-destructive testers.

Data is output from the LTC2175 in serial LVDS format to minimize the number of data lines. At 125Msps, each channel outputs two bits at a time, using two lanes per ADC. At lower sample rates, a one bit per channel option is available. The LTC2175 offers serial data communication and four ADCs in a small 7mm x 8mm QFN package, requiring less board area for data I/O lines and simplified layout.

The LTC2175 includes an SPI-compatible interface that allows users to choose between a variety of data settings that reduce digital feedback and simplify design. Options include a data output randomizer that reduces digital feedback, seven programmable LVDS output current levels, internal 100Ohm LVDS output termination resistors, and digital output test patterns. These settings can be programmed via SPI or hard-wired for a reduced set of operating modes.

The LTC2175 is part of a family of pin-compatible quad ADCs, offering 14-bit and 12-bit resolution from 25Msps up to 125Msps.