EVE Unveils ZeBu-Blade2 Hardware-Assisted Verification Platform

“ZeBu-Blade2 slashes costs and development time like a blade,” notes Lauro Rizzatti, EVE-USA’s general manager and vice president of marketing, who adds that it addresses designers’ needs for fast emulation capabilities at up to 40 megahertz (MHz). “ZeBu-Blade2 also provides the lowest cost of ownership through competitive pricing, low deployment and infrastructure costs, and the ability for more design iterations per day.”

Offered in two versions, populated with either five or with nine LX760 FPGAs with design capacity of 18- or 32-million ASIC gates, ZeBu-Blade2 is a single user emulator that can handle more than 70% of current ASIC designs, per usage surveys conducted by EVE. It can be deployed in co-emulation with hardware description language (HDL), C, C++, or SystemC-based cycle-level or transaction-level testbenches, or in emulation with synthesizable testbenches and in-circuit-emulation (ICE) driven by target systems. ZeBu-Blade2 features easy setup, fast compilation and fast execution speed in both transaction-based co-emulation and ICE.

ZeBu-Blade2 is supported by a comprehensive set of debugging capabilities including three types of probes –– static, flexible and dynamic –– for optimal analysis, fast waveform generation, interactive read and write access of any memory, and read/force/release of any register. The entire state of the design can be dumped and overwritten in few seconds. Save and restore, SystemVerilog assertions support, and monitors/checkers through fast transactors strengthen ZeBu-Blade2’s debugging features. When the emulated design is driven by a target hardware system through ZeBu-Blade2’s Direct-ICE interface, which includes 600 non-multiplexed and voltage programmable I/O pins, full-speed debugging can be performed using the built-in logic analyzer. Static and programmable triggering functions can be created using any register or signal in the design.

ZeBu-Blade2 compiles register transfer level (RTL) designs with up to 16 asynchronous primary clocks and unlimited derived clocks using clock-tree routing algorithms that prevent timing violations. The software generates compiled FPGA bitstreams from RTL code in three hours or less using small PC farms.

As with the entire ZeBu family, ZeBu-Blade2 is assisted by a large verification intellectual property (VIP) catalog of memory models, fast hardware transactors for popular protocols, and speed-rate adapters. Custom transactors can be created through EVE’s ZEMI-3, a unique SystemVerilog behavioral compiler based on the DPI-C standard compatible with SCEMI 2.0.
As with all previous ZeBu generations, ZeBu-Blade2 is offered in two configurations: Hardware Development Platforms (HDP) and Software Development Platforms (SDP) to trade off hardware debugging capabilities, not necessary when validating embedded software, at half the cost.
Housed in a desktop chassis, with PC-like power consumption, ZeBu-Blade2 is available immediately and includes its zFAST, fast synthesis, and a set of ZeBu transactors.