Design

Lattice Announces Serial RapidIO 2.1 AMC Evaluation Platform

19th October 2010
ES Admin
0
Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of a fully integrated evaluation and demonstration platform supporting its Serial RapidIO 2.1 endpoint core utilizing the award winning LatticeECP3 FPGA family. The platform, including the hardware and demonstration software, is based on the industry standard Advanced Mezzanine Card (AMC) form factor and offers users the ability to investigate the lowest cost, lowest power programmable Serial RapidIO solution in the industry supporting 1x, 4x and the new 2x lane configurations at data rates up to 3.125Gbps.
The LatticeECP3 AMC evaluation platform allows designers to investigate and experiment with the features of the LatticeECP3 SERDES and SRIO core in an AMC environment. The board has a single AMC module card edge interface, allowing demonstration of AMC Fat Pipes, and provides a common options interface and a Vita 57.1 FPGA Mezzanine Card (FMC) expansion connector. The AMC board provides a front-panel Small Form Factor Pluggable (SFP) cage and an RJ45 network interface for 10/100/1000 Ethernet connectivity. The AMC platform is additionally populated with DDR2 and Flash memories to support an on-chip soft processor.

This is a fully integrated platform, with the SRIO hardware and associated demonstration software providing the user the ability to exercise the core out of the box operating at 4x2.5Gbps. The evaluation package comes with the AMC board, associated cables and an AMC interface card to support both loopback and interoperation with other AMC designs. The demonstration software is fully contained within a SoC environment that also includes the LatticeMico32™ 32-bit soft processor core, and provides a console user interface via a USB cable connection to a PC, allowing the user to interact with the SRIO core via a menu driven interface.

The software menus provide the ability to configure SRIO parameters, display core status and errors and examine local SRIO configuration registers as well as link partner registers. Also supported are the transfers of various SRIO packet types, such as memory transactions, maintenance read/write transactions and doorbell packets, which act as interrupts to endpoints in a Serial RapidIO system.

Featured products

Upcoming Events

View all events
Newsletter
Latest global electronics news
© Copyright 2024 Electronic Specifier