Home > Products > Lattice Announces New Release of IspLEVER Classic Design Tool Suite

Design

Lattice Announces New Release of IspLEVER Classic Design Tool Suite

17th October 2011

ES Admin

0 0

Lattice Semiconductor Corporation today announced the immediate availability of its ispLEVER Classic version 1.5 design tool suite. This new Windows-based version is now available for download and licensing at no charge from the Lattice website, www.latticesemi.com/ispleverclassic. The comprehensive ispLEVER Classic 1.5 design software continues to support the ultra-low power ispMACH 4000ZE CPLD family as well as all of Lattice's mature programmable devices, including GAL and ispGAL Simple PLDs (SPLDs); ispLSI, MACH, ispMACH and ispXPLD Complex PLDs (CPLDs); ORCA, FPSC and ispXPGA Field Programmable Gate Arrays (FPGAs); and ispGDX/ispGDX2 crosspoint devices.

Lattice's ispLEVER Classic 1.5 design software includes everything necessary to take a project from concept through to a programmed device and provides a powerful set of software tools for all design tasks, including project management, HDL design entry, module/IP integration, place and route, timing analysis, in-system logic analysis and much more. Tool reporting has been improved with version 1.5, to make it easier to interpret. The Windows 7 64-bit OS is also now fully supported. Lattice also works closely with industry leaders Synopsys and Aldec to provide superior HDL synthesis and simulation solutions, fully integrated into the ispLEVER Classic design flow.

With release 1.5 of ispLEVER Classic, Lattice reaffirms its commitment to provide regular maintenance for our CPLD-based and high volume mature silicon products. Our ispLEVER Classic design software continues to be a complementary product to our Lattice Diamond® design environment, for which we continue to develop advanced system-on-chip design capabilities for our latest low power, low cost FPGAs, said Mike Kendrick, Lattice Director of Design Tools Marketing.