Design platforms acquire 10nm EDA certification

Tool feature enhancementa based on 10nm process requirements have been made in Mentor's Olympus-SoC digital design platform with TSMC validation, and certification of full chip integration is actively ongoing. In addition to 10nm, Mentor has also completed 16FF+ version 1.0 certification of the Calibre, Olympus-SoC and AFS platforms. These certifications provide designers with the earliest access to signoff technology optimised for TSMC’s most advanced process nodes, with improved performance and accuracy.

The Analog FastSPICE Platform provides fast circuit verification for nanometre analogue, RF, mixed-signal, memory, and custom digital circuits. For large circuits the AFS Platform also delivers high capacity and fast mixed-signal simulation. For embedded SRAM and other array-based circuits, AFS Mega delivers highly accurate simulation results.

As circuit reliability remains a focus, Mentor and TSMC have enhanced the Calibre PERC product offering in 10nm to ensure that design and IP development teams have robust verification solutions for identifying sources of electrical error. Additionally, the Calibre xACT extraction suite includes updated models to deliver more accurate results to fulfill tighter accuracy requirements of 10nm.

For TSMC’s 16FF+ 1.0 Calibre design kit release, the Calibre team has worked with TSMC to speed up DRC performance by 30% on average. In addition, TSMC and Mentor have released filling use models that will improve first-pass fill runs, making ECO changes easier and faster. The fill methodology will also help ensure consistent cycle times during post fill verification.

“The long-term partnership we have with Mentor Graphics enables us to work closely from the earliest phases of technology development so we can have production ready design kits and software available for our customers concurrently with the announcement of new process offerings,” said Suk Lee, Senior Director, Design Infrastructure Marketing Division, TSMC. “Mentor’s design solutions have successfully met the accuracy and compatibility requirements for TSMC 10nm FinFET technology, so customers can initiate their designs with accurate verification solutions.”

“Because Mentor and TSMC work together from the earliest stages of design rule development for a new process node, we learn what the new design and verification challenges are right along with TSMC.” said Joseph Sawicki, vice president and general manager of the Design to Silicon division at Mentor Graphics. “This gives us the ability to have the most advanced capabilities in place for ecosystem early adopters, and to continue to optimize performance as the new process moves to full production status.”