Cut design flow parasitic extraction time in half

Quantus QRC Extraction solution is targeted for digital and custom analog flows. The tool features a massively parallel architecture for top performance and scalability across hundreds of CPUs. Its high-accuracy modeling engine has been significantly enhanced to support FinFET designs and uses the same foundry-qualified “qrctechfiles” for digital and transistor extraction. Its incremental extraction functionality reduces design closure time by performing extraction solely on changed nets rather than requiring a re-extraction of the entire design. The solution, employing a robust 3D modeling framework, is fully certified down to 16nm FinFET processes.

Keiichi Yoshioka, General Manager, First Development Department Electronic Devices Division, Ricoh, comments: “As a key contributor in realising a smart-energy society by providing analog semiconductors led by high value-add power management IC products, the Electronic Devices Division of Ricoh is very keen on improving quality and performance. Through our evaluation, we found the Quantus QRC Extraction Solution delivered tighter accuracy, better capacity handling, performance, and signoff flow turnaround time. Furthermore, because Quantus QRC Extraction solution seamlessly integrates with our installed Cadence Encounter Design Implementation System, we get closer correlation between implementation and signoff, a reduction in unnecessary design cycles and ensured on-time tapeout.”