SoM upgraded with new reference IP design

The SoM is based on the Intel Cyclone 10 LP family. It is the first FPGA SoM featuring HyperBus Technology.

“The new reference design provides an excellent benefit for all customers to evaluate the MCXL SoM or start their own developments,” stated Andreas Widder, Managing Director of ARIES Embedded. “The design implements the VexRiscv (open source RISC-V soft-core) running FreeRTOS, as well as Intel Triple Speed Ethernet MAC and the SLL MBMC IP.”

The SoM leverages the functionality of the Cyclone 10 LP family on a compact embedded module. Intel Cyclone 10 LP FPGAs are ideal for cost-sensitive applications that require increasing lower static power as the need for scalable processing acceleration increases system interface requirements.

Industrial applications encompass I/O expansion, interfacing, bridging, sensor fusion, and industrial motor control.

For the MCXL reference IP design, three Quartus projects are available: one for the MCXL-S (SDRAM variant) and two for the MCXL-H (HyperBus variant).

All implement a RISC-V core with FreeRTOS, a UART core, and GPIO routed to the PMod connectors and gigabit Ethernet using the Intel TSE MAC. The mcxl_h_ethernet and mcxl_s_ethernet projects use only 128 KiB on-chip memory to provide RAM for the RISC-V core.

The mcxl_h_ethernet_hyperbus project also implements the SLL HyperBus IP Core, available with a time-limited 30 minutes free trial license providing additional 32 MiB of HyperRAM and 128 MiB of HyperFlash.