Cloud hyperscale accelerated with 112G-LR SerDes IP

The Cadence 112G-LR PAM4 SerDes IP on TSMC’s N5 process delivers the power, performance and area (PPA) efficiency required to build the high-bandwidth and high-reliability products for next-generation cloud data centres. The innovative architecture offers 25% power savings, 40% area reduction and better design margins over the second-generation architecture, satisfying the increasing needs for higher performance and power efficiency in today’s data centres.

Cadence has built a large customer base by enabling different variances of PAM4 SerDes supporting XSR, VSR, MR and LR interconnect standards. Through various 112G-LR SerDes design wins and deep collaborations with leading hyperscale and data centre customers, Cadence has incorporated specific enhancements in the third-generation product and currently has N5 test chips in-house that are undergoing characterisation. Cadence has been working closely with early adopter customers on deploying the new 112G-LR SerDes IP in their 5nm SoC development and is ready to engage broadly with customers to enable next-generation designs.

With the improved architecture, Cadence now offers an enhanced DSP with multiple floating decision feedback equalisation (DFE) taps to enable more robust performance. The 1-112G gapless data rate support provides excellent I/O flexibility for chip-to-chip connectivity for AI/ML accelerator SoCs. In addition, a ten times improvement in supply noise immunity greatly eases the SoC power delivery network (PDN) design.

“Our next-generation 112G-LR SerDes on TSMC N5 solution offers 25% power savings, 40% area reduction and better design margins over the previous generation,” said Sanjive Agarwala, Corporate Vice President and General Manager of the IP Group at Cadence. “Our close collaborations with leading hyperscale and data centre customers have given us the insights into the stringent industry requirements, resulting in a new design with enhanced architecture that offers improvements on all the key parameters for 112G SerDes and network switches.

“Our 112G-LR SerDes solution on TSMC’s N5 process further solidifies our leadership position with high-performance connectivity IP offerings for hyperscale data centres, and customers can also enjoy the benefits associated with the TSMC N5 process technology.”

The 112G-LR SerDes IP on TSMC’s N5 process is part of the broader Cadence IP portfolio and supports the Cadence Intelligent System Design strategy, which enables advanced-node SoC design excellence.