The industry’s 'first' datacentre-class emulation system

25th November 2015

Jordan Mulcare

0 0

Datasheet Whitepaper

Cadence Design Systems has unveiled the Cadence Palladium Z1 enterprise emulation platform, the industry’s first datacenter-class emulation system, delivering up to five times greater emulation throughput than the previous generation, with an average two and a half times greater workload efficiency than the closest competitor.

With enterprise-level reliability and scalability, the Palladium Z1 platform executes up to 2304 parallel jobs and scales up to 9.2bn gates, addressing the growing market requirement for emulation technology that can be efficiently utilised across global design teams to verify increasingly complex SoCs.

“The design and verification of our very complex devices requires us to employ sophisticated tools such as hardware emulation for fast and reliable system development,” said Narenda Konda, Director of Engineering, NVIDIA. “Due to the Palladium Z1 platform's capacity to handle our billion gate-class designs and its highly sophisticated debug and advanced multiuser capabilities, all in a small form factor, we will be able to design and deliver our next gen GPU and Tegra designs with high quality and on schedule.”

A true datacentre resource enabling maximum utilization, Palladium Z1 enterprise emulation platform features a rack-based blade architecture to provide enterprise-class reliability, a 92% smaller footprint and 8X better gate density than the Palladium XP II platform. Optimising the utilisation of the emulation resource, Palladium Z1 platform offers a unique virtual target relocation capability and payload allocation into available resources at run time, avoiding re-compiles. With its unique massively parallel processor-based architecture, Palladium Z1 platform offers 4X better user granularity than its nearest competitor.

“For our advanced SoC designs we are facing thousands of verification payloads of varying sizes from dozens of different projects,” said Daniel Diao, Deputy General Manager of the Turing Processor Business Unit, Huawei. “The Palladium Z1 platform uniquely met our requirements due to its reliability as a datacentre compute resource, offering advanced multi-user capabilities and scalability from small four million gate verification payloads to multi-billion gate designs, allowing us to ensure system functionality in short project schedules.”