Analysis

Zarlink claims to be first to meet latest Synchronous Ethernet industry requirements with expanded timing portfolio

20th July 2007
ES Admin
0
Zarlink Semiconductor Inc. has announced that it is sampling a range of integrated analog/digital PLLs (phase-locked loops) that meet all Synchronous Ethernet timing requirements, including the latest recommendation from the ITU-T (International Telecommunications Union). Consented in June 2007, the ITU-T G.8262 recommendation (former G.paclock) outlines the minimum performance requirements for timing devices used to synchronise networking equipment that uses Synchronous Ethernet. The recommendation defines PLL performance characteristics, including wander, jitter, phase transients, clock bandwidth, frequency accuracy and holdover.
Synchronous Ethernet technology is being deployed in DSLAMs (digital subscriber line access multiplexers), routers, MSSPs (multi-service switching platforms), PON (passive optical network) and multi-service access equipment to enable voice, data, video and legacy services over a converged, high-bandwidth, Synchronous Ethernet link. Previously, service providers had to maintain dedicated T1/E1 or SONET/SDH links to support time-critical services over packet networks.



Building on the previously released ZL30107 and ZL30120 Gigabit Ethernet line card synchronisers, Zarlink is now sampling its second generation of multi-rate, 1 GbE and 10 GbE analog/digital PLL products supporting all Ethernet frequencies with the option to support independent transmit and receive timing paths.



Zarlink’s new Synchronous Ethernet products support both 1 GbE and 10 GbE frequencies or SONET/SDH frequencies. The devices also feature both single-ended and differential outputs.



Integrated dual PLLs in one package support transmit and receive timing paths, allowing the devices to seamlessly convert backplane and PHY clocks. In the transmit path the products support rate conversion from standard telecom or Ethernet frequencies and provide jitter attenuation to generate a low-jitter Ethernet clock for the PHY. In the receive path the products rate convert the Synchronous Ethernet recovered clocks to the backplane frequency, which then feeds back to the system timing card. In comparison, competing approaches would require multiple devices to implement transmit and receive timing paths.



Zarlink’s Synchronous Ethernet products support multiple input references, hitless reference switching, holdover, low-jitter Ethernet outputs and programmable clock and frame pulse outputs. Zarlink’s timing card products also provide wander filtering meeting G.8262 requirements. The products combine leading performance and features to ease system integration, improve power dissipation and lower component count and reduce footprint requirements.



Zarlink’s expanded family of Synchronous Ethernet timing products is now sampling. Zarlink is also sampling new devices that combine Synchronous Ethernet and IEEE-1588 functionality for applications that require accurate timing frequencies and time-of-day capabilities.







Featured products

Upcoming Events

View all events
Newsletter
Latest global electronics news
© Copyright 2024 Electronic Specifier