Analysis

Cadence Library Characterization Scripts Now Available in New TSMC Reference Kit

17th October 2011
ES Admin
0
Cadence Design Systems, Inc. today announced that it has collaborated with TSMC to provide mutual customers access to a library characterization reference kit. The Cadence Library Characterizer (Altos Liberate) reference kit for TSMC’s standard cell libraries is now available to TSMC customers for download on TSMC-Online.
The reference kit, along with the Cadence Library Characterizer technology, enable customers to re-characterize their standard cell libraries in-house, on their own schedule with the same characterization technology and setup used internally at TSMC, delivering better consistency.

“Through our work with TSMC on the mission-critical challenge of foundation IP characterization, customers can now leverage the same technology used in-house at TSMC with the same setup and constraints, helping them address the specific design challenges created through changes to their standard cell libraries,” said Wilbur Luo, group director, product marketing, Silicon Realization Group at Cadence. “We are always looking for ways to give customers greater control over the design processes, and TSMC’s introduction of its Library Characterization Reference Kit does just that.”

Shrinking process geometries increase process variations and make creation of accurate noise, power and timing models for foundation IP very complex given smaller time-to-market windows. The combination of TSMC’s Library Characterization Reference Kit and the Cadence Library Characterizer allows customers to speed their overall design schedule.

“Enabling our customers to re-characterize their standard cell library IP not only gives them more control over their schedule, it also gives them more control to address the timing, noise and power of their design,” said Suk Lee, director of Design Infrastructure Marketing at TSMC. “By providing the Library Characterization Reference Kit online, we are giving our customers the tools needed to assure re-characterization that addresses their specific design challenges.”

The Cadence Library Characterizer technology enables re-characterization across process changes and additions to the IP library. It enables ultra-fast and accurate characterization of memory, standard cell libraries and other foundation IP, generating required models for SoC implementation. TSMC has made Cadence Library Characterizer scripts for standard cell libraries available for 40- and 28-nanometer process nodes.

Featured products

Upcoming Events

View all events
Newsletter
Latest global electronics news
© Copyright 2024 Electronic Specifier